Hi, I’m the Toradex AI Assistant.
I might make mistakes or occasionally get you wrong. Our support team will step in if needed.
I can see you’re working with the SMARC iMX95 V1.2A module and experiencing issues integrating the RTL8251B 5G Ethernet PHY. However, I need to clarify a few important points about your setup.
Hardware Clarification Needed
First, could you confirm which exact version of Torizon OS or BSP you are running? You can use the tdx-info command to get detailed information about your system.(1)
Known Hardware Considerations for V1.2A
The SMARC iMX95 V1.2A that you mentioned is documented to have specific changes compared to earlier versions. According to the revision history, V1.2A includes fixes for boundary scan and JTAG debugging issues, and the eMMC part number was changed from Skyhigh S40FC032C3B1I00000 to Micron MTFC32GBCAQTC-IT.(1)
Ethernet Interface Information
The SMARC iMX95 module features up to 2 Gigabit Ethernet PHYs with IEEE1588 support directly on the module, and a third Ethernet MAC with a SGMII/USXGMII interface available for incorporating a 2.5 or 10-Gigabit Ethernet PHY on the carrier board.(2)
Regarding Your Integration Issue
The specific RTL8251B PHY integration you’re attempting involves carrier board-level implementation using the SGMII/USXGMII interface. From your description:
- Random MAC allocation - This suggests the network interface is being created but lacks proper configuration
- MDIO not working with USXGMII - This indicates potential device tree configuration issues
- Static IP not working - This could be related to PHY link establishment
Unfortunately, the available documentation does not contain specific device tree examples or configuration guidance for integrating external 5G/10G Ethernet PHYs like the RTL8251B with the SMARC iMX95’s SGMII/USXGMII interface.
Recommended Next Steps
To properly assist you, I would need:
- Your exact OS version (Torizon OS or BSP version)
- Your device tree configuration for the RTL8251B
- Complete dmesg logs showing the PHY initialization
- Your carrier board design details
For complex carrier board integrations involving high-speed Ethernet PHYs, I recommend:
Visit Community to share your device tree configuration and detailed logs where the engineering team can provide specific guidance.
Visit GitHub to review reference device tree implementations for similar PHY integrations.
Would you like a general answer based on common Ethernet PHY integration practices, or would you prefer to gather the additional information first?
Best regards,
Toradex AI Assistant.
Did you like my answer?

If I answered your question, please tick the “Solution” checkbox.
For follow-up questions to me, please use @ToradexAI in your post.