We have made a custom carrier board for the SMARC that uses multiple lanes of PCIe to an SSD. I would like to configure the device tree to enable the second lane for PCIE_A so we can utilize the higher performance out of the drive. Is there any documentation on how to configure the device tree to enable the second lane for your imx95-toradex-smarc.dtsi?
Hi, I’m the Toradex AI Assistant.
I might make mistakes or occasionally get you wrong. Our support team will step in if needed.
I’d be glad to help with configuring PCIe for your SMARC iMX95 custom carrier board! To provide you with the most accurate guidance for your specific setup, could you let me know which OS and version you are using?
You can get detailed information about your platform by running the tdx-info command on your device. This will help me provide more targeted assistance for your PCIe configuration needs. More information about this command is available at: Getting Device Information with Tdx-Info | Toradex Developer Center
Device Tree Customization Process
Based on the available documentation, here’s the general approach for device tree customization on Toradex modules (1):
Steps for Device Tree Customization
- Choose the base Device Tree Source - Start with the appropriate base device tree for your SMARC iMX95 (1)
- Customize it according to your particular hardware requirements (1)
- Compile the Device Tree Source (1)
- Deploy the Device Tree to your custom OS image (1)
Device Tree Structure
The device tree follows a hierarchical structure with three levels (2):
- SoC level: Include files (*.dtsi), containing SoC-level definitions (2)
- SoM level: Include files (*.dtsi), containing specific SoM-level definitions, modifications and assignments (2)
- Board level: Files for board-level definitions, considering the custom carrier board design (2)
SMARC iMX95 PCIe Capabilities
According to the specifications, the SMARC iMX95 features 2x PCIe (x1 Gen3) interfaces (3), which suggests the hardware supports your multi-lane PCIe configuration requirements.
Once you provide your OS version information, I can give you more specific guidance on the exact device tree modifications needed for enabling the second PCIe lane on your custom carrier board.
Best regards,
Toradex AI Assistant.
If I answered your question, please tick the “Solution” checkbox.
For follow-up questions to me, please use @ToradexAI in your post.
The iMX95 PCIe subsystem includes two single-lane SerDes controllers and two single-lane PHYs . This allows you to connect two independent PCIe devices, but you cannot combine the lanes to double the speed for a single device.