Enable ETH2 Interface

[alex.tx]

You must have and mdio section
with reg = <1>; //according to your PHY strapping

Please also check next threads:

Colibri iMX8QXP 2nd ethernet Port

Device: Colibri iMX8QXP 2GB IT V1.0D Using Torizon-Core builder I would like to get the 2nd ethernet port functional on the Colibri iMX8QXP along with device tree “imx8qxp-colibri-lvds-single-channel.dts”. The ethernet IC installed on the custom carrier board is KSZ8873RLL. Aside from the required pin-mux what other steps are required? Is there a reference for this? Thanks

Enable 2nd eth in device-tree for Apalis i.MX8QM with Micrel KSZ9031RNX as phy

We did get it working. There are multiple things that went wrong. NOTE: we upgraded to BSP 5.6.0 in the mean time Wrong voltage levels we configure 1.8V when our board actually expects 2.5V ... &reg_ext_rgmii { regulator-min-microvolt = <2500000>; regulator-max-microvolt = <2500000>; power-domains = <&pd IMX_SC_R_BOARD_R3>; regulator-state-mem { regulator-off-in-suspend; }; }; ... We did not mux the reset pin Even if we do not control it via a dedicated GPIO, we still need to mux …

Apalis iMX8QM Second ethernet

i managed to get further with your help. i am able to deploy this overlay but the system hangs on the starting kernel line and reboots 3 times and switches back to the rollback overlay. i had to comment the line 59 power-domains = <&pd IMX_SC_R_BOARD_R1>; to get it to built. uncommenting this line gives a syntax error. U-Boot 2020.04-5.1.0+git.0a26a04408ca (Jan 01 1970 - 00:00:00 +0000) CPU: NXP i.MX8QM RevB A53 at 1200 MHz DRAM: 4 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1, FSL_SDHC: 2 Loading …