Thank you for clearing that up for me.
Moving forward I’m going to test a clock buffer ic with about 2ns propagation time. To act as the external delay.
Failing that I will add an extra long trace to the next design. (30cm on top of the normal trace length of the data lines.)